Skip to content

GitLab

Why GitLab
Pricing
Contact Sales
Explore

Sign in
Get free trial

VUT-FIT-INC-1BIT Project UART

Project information

Project for the bachelor's course Digital Systems Design at BUT FIT. The aim of the project was to create UART communications using VHDL and analyze the simulations.

3 Commits
1 Branch
0 Tags

Created on

May 05, 2021

Loading