T

timer-module

Project information

Deterministic timer IP core in VHDL for precise time-based event generation, supporting configurable periods and synchronization mechanisms.

Created on

January 05, 2026

Loading