R

RISC-V core

Project information

A basic RV32I core for practice.

verilog RISC-V

4 Commits
1 Branch
0 Tags

README
CERN Open Hardware Licence Version 2 - Weakly Reciprocal

Created on

August 24, 2024

Loading